AMCOG Software Update: Stunt Drivers & RDSP
Pages: 1 2
Steve Pampling (1551) 8170 posts |
I thought it took something in the way of modification to get RO5 to run in VRPC. |
Rick Murray (539) 13840 posts |
What’s clear from what you have written is that you are looking at this from the point of the operating system, not the application author. Do you remember when the RiscPC was new and suddenly a lot of things used “deep sprites” and/or dynamic areas? It required ingenious solutions to get any of those things working on the older systems. As to the topic in question, rather than having one unofficial-but-it-works way of doing something, turns out that the closed source branch went and did something different. So now there would be two different things to support.
That’s pretty much my point. Given 26/32 neutral code, RISC OS 5 will happily run a program that runs on an A3000. But nobody these days writes code for the ARM2/3 builds of RISC OS. They’re too old, things have moved on, right?
Which leads to the obvious question of what would be a proper approach (and, hey, look, there are now three APIs!).
In a lot of ways it is more polished. ROLtd concentrated on new features, Castle concentrated on new hardware. Ultimately sticking with the same hardware was going to be an evolutionary dead end, however the Select subscription scheme was intended to provide an ever increasing feature set to the users. A lot of the work that goes into version 5 is not cosmetic. Bug fixes, of course, but also additional hardware support. 5 new supports more different hardware types than Acorn ever did, with a plethora of different SoCs from different chip bakers, each with their own quirks and drivers. By and large the application level API presented is the same across the lot of them. Not identical (BGR vs RGB and lack of 16 colour modes) but very similar. Sure, it is embarrassing that proper cut and paste (like every other OS) isn’t available on 5, however on the flip side you have a half dozen Pi boards, about as many OMAP boards, and things such as Ti and iMX6 to choose from. You can get a great RISC OS setup for under a grand (still cheaper than Acorn!) or you can roll a usable one for forty quid and some salvaged parts. Perhaps that’s worth more than working cut and paste? That’s not to say that it wouldn’t be nice to have, but there aren’t many developers actively working on 5 so it’s a question of priorities…
I can run RISC OS native on contemporary devices drawing practically no power at all. Can’t do that with……. ;-) |
Steffen Huber (91) 1953 posts |
Ensuring compatibility costs time and effort, and hence it holds back everything and everyone by adding delays. You can only decide on a case-by-case basis if it is worth the time and effort. And that decision can only be done in an informed way if the one having to decide knows basically everything, from BBC MOS till RISC OS 5 and 6. Even Acorn’s own RISC OS engineers made wrong decisions back in the day, so it is certainly not an easy thing to do. Personally, I have been a part-time RISC OS developer since RISC OS 2 times, but I couldn’t offer an informed opinion on most of the implementation decisions chosen for the many backward compatibility breaking changes that surfaced over time. The last really disturbing change was probably the slight change in behaviour wrt image filing system handling that broke SparkFS. This was fixed by changing SparkFS instead of rolling back the OS change without further discussion of the impact on other image filing systems – and it still frightens me how much fallout this will create in the future. |
nemo (145) 2546 posts |
At least the SparkFS problem was only caused by unclear documentation that the two parties had interpreted differently. |
Pages: 1 2