Multi-core RISC OS (Rev #2)
category: Specification
Goals
(Using more than 1 core, threading, SWI reentrancy, memory, interrupts)
Existing documentation
Relevant specifications
Relevant forum threads
Terminology
A term is a placeholder.
Detail
Implementation progress
| Phase | Status | Completion | Latest updates |
|---|---|---|---|
| Conceptual design | In progress | 0% | 26-Dec-2021 Document created |
| Mock ups/visualisation | - | - | - |
| Prototype coding | - | - | - |
| Final implementation | - | - | - |
| Testing/integration | - | - | - |
Document history
v1.00 – 26-Dec-2021
- Outline added
Social
Follow us on
and
and
ROOL Store
Buy RISC OS Open merchandise here, including SD cards for Raspberry Pi and more.