OS_MMUControl (changes)
Showing changes from revision #3 to #4:
Added | Removed | Changed
Programmer's OS Reference SWI Manuals Calls
» OS_MMUControlPart 15 – SWI Calls
» OS
» OS_MMUControl
OS_MMUControl
(SWI &6B)
| Entry | |
|---|---|
| R0 | Reason code (bits 0 -7), |
| Flags (bits 8 – 31) which are reason code specific | |
| All other registers are dependent on reason code | |
| Exit | |
|---|---|
| All other registers dependent on reason code | |
Use
The purpose of this call is to read/modify the ARM system control register (formerly known as the MMU control register), and to allow cache/TLB operations to be performed.
Notes
The action performed depends on the reason code value in R0.
The flags (passed by R0 on entry) are specific to each reason code.
Reason Codes
| # | Hex # | Action |
|---|---|---|
| 0 | &00 | Modify system control register |
| 1 | &01 | Cache flush request |
| 2 | &02 | Get ARMop |
Social
Follow us on
and
and
ROOL Store
Buy RISC OS Open merchandise here, including SD cards for Raspberry Pi and more.